SANIC: the System Area Network Interface Controller FIO interface to the host

――― indicates a 1GB +1GB bidirectional FIO link

WAN and/or LAN connections to other Hosts or FIO Routers.

An FIO System Area Network consists of host processors connected to multiple IO adapters through an FIO fabric made up of cascaded switches and routers.

IO adapters can range in complexity from single ASIC FIO attached SCSI adapters to large memory rich RAID boxes that rival a host in complexity.

Figure 1 FIO System Area Network

Process A sends a data buffer(s) to Process B.

The data frame does not contain the destination buffer memory address.

Process B pre-allocates where to place the data.

Figure 2 Data Transfer with Channel Semantics

Process A sends a data buffer(s) to Process B.

The data frame contains the destination buffer memory address.

Process B previously granted permission for A to access its memory.

**Figure 3 Data Transfer with Memory Semantics**

**Figure 4 FIO Client Processes Communicates With FIO Hardware Through Queue Pairs**

Figure 5 Connected Queue Pairs

**Figure 6 Connectionless Queue Pairs**

LLE: SAN Link Level Protocol Engine

QP: Send Queue and Receive Queue Pair

Figure 7 Multiple SANICs per host and multiple ports per SANIC

Figure 8 Identifying Names for LLEs, SANICs, etc.

Figure 9 Subnets and Local Identifiers (LIDs)

Figure 10 Paths Within and Among Subnets

the Queue Pair, consisting of a Send Queue and a Receive Queue. Message requests are initiated by posting Work Queue Entries (WQE) to the Send Queue.

The FIO client's message is referenced by a gather-list in the Send WQE. Each entry in the gather-list points to a virtually contiguous buffer in the clients local memory space.

Hardware reads the WQE and packetizes the message into frames and flits. Frames are routed through the network, and for reliable transport services, are acknowledged by the final destination. If not successfully acknowledged, the frame is retransmitted by the source endnode. Frames are generated and consumed by the source and destination endnodes, not by the switches and routers along the way.

Flits are the smallest unit of flow control on the network. Flits are generated and consumed at each end of a physical link. Flits are acknowledged at the receiving end of each link and are retransmitted if there is an error.

**Figure 11 An FIO message partitioned into Frames and Flits**

Using the message shown in Figure 11 on page 37, the Send request message is sent as two frames. Each request frame is in turn broken down into 4 flits. These ladder diagrams show the request and ACK frames going between the source and destination endnodes as well as the request and ACK flits between the source and destination of each link.

This diagram shows a message being sent with a reliable transport. Each request frame is individually acknowledged by the destination endnode.

The second part of the diagram shows the flits associated with the request and acknowledgment frames passing among the processor endnodes and the two FIO switches. An ACK frame fits inside one flit. One acknowledgment flit acknowledges several flits.

SANIC in Host Processor A

SANIC in Host Processor B

SANIC in Host Processor A

FIO Switch A

FIO Switch B

SANIC in Host Processor B

→ Request Frame

⇢ ACK Frame

→ Request Flit

⇢ ACK Flit

Figure 12 Multiple Request Frames (and Flits) and Their Acknowledgment Frames (and Flits)

Figure 13 Single Board Computer

Self discovering, autonomous switch

Future I/O Link (1+1 GByte/s)

External Connectors
•Remote I/O
•Switches

CPU

CPU

SANIC Mem Ctlr

Switch

GFX

PCI PCI-X

SCSI

SCSI

RAID

Enet

PCI Bridge

Enet

Slot

PCI PCI-X

LLE

Slot Connector

Figure 14 Remote I/O - Active Backplane

Active Backplane

Figure 15 Remote I/O - Passive Backplane

Passive Backplane

Figure 16 Chassis-to-Chassis Topology

Figure 17 FIO Architecture Layers


Intermediate Fabric
Element, e.g. a
Switch

Endnode, i.e. a
Host or IO
adapter

Defined
by FIO

Figure 18 FIO SAN, Software and Hardware Layers

Verbs with parameters to do
the Send, Receive, RDMA,
bind/unbind memory etc.
functions.

A well defined register set to
allow common management
code to enumerate the SAN
IC. This is used for basic dis-
covery at boot time & at hot
plug insertion time. This
interface is used to know
which vendor specific driver
code to load.

User
Process

FIO Verbs

USER Mode

KERNEL Mode

Management

Vendor Specific
SANIC Driver

Vendor Specific. Not
specified by FIO.

FIO Specified
Register Definition

FIO Defined Verbs &
Parameters

FIO Defined
Hardware Interface

FIO Specifies the exact Formats
and Protocols for:
* Send & RDMA operations.
* Error Recovery Protocol
* Management Functions
* SAN Path Management
* Create/Destroy VI

Adapter

Aside from the Formats and
Protocols on the wire, FIO
does not specify SW internal
to the adapter.

Host SANIC Endnode

Upper Layer Protocol

Verbs

Transport Layer

Messages

Network Layer

Frame

Link Layer

Flit

Physical Layer

Bits

Switch or Router

Network Layer

Frame

Link Layer

Flit

Physical Layer

Bits

I/O Adapter Endnode

Upper Layer Protocol

Verbs

Transport Layer

Messages

Network Layer

Frame

Link Layer

Flit

Physical Layer

Bits

Fast Layer Description

Upper Layer Protocol: Application or process which employs FIO for communicating between endnodes.
Transport: End-to-End message movement, providing four types of transport services.
Network: Frame routing through a subnet or multiple subnets to its destination
Link: Flow-controlled, error-controlled, and prioritized frame delivery across links.
Physical: Technology-dependent bit transmission and reassembly into flits.

Link - on-card, copper cable, or optical cable

Links - on-card, copper cable, or optical cable

Figure 19 Future I/O Layered Architecture

Figure 20 Data flow of flit delimiters and flit body data in flit layer

**Byte lanes**

	#0	#1	#2	#3	#4	#5	#6	#7	#8
Flit Delimiter DW									
Flit Body DW0									
	Variable size, between 16B and 512B for data frames. Special delimiter-only flits with no body bytes are also used for link control.								
Flit Body DW N-1									
Flit Delimiter DW									
Flit Body DW0									
	Variable size, between 16B and 512B for data frames. Special delimiter-only flits with no body bytes are also used for link control.								
Flit Body DW N-1									

Figure 21 Flit Delimiter Fields

Byte	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	TYPE			VL				SIZE						rsvd		
2	SEQ															
4	FECN		FFC				CRVL				CR					
6	LCRC															

Flit Header Field Definitions

Flit Header for following flit	TYPE (3b)	Type of following flit
	VL - Virtual Lane (4b)	Virtual Lane, in range 0-15
	SIZE (6b)	Flit size = 8 * SIZE (in bytes), SIZE = 0b00000 may either mean 0 bytes, or 512 bytes, depending on TYPE - see Figure 22 on page 55.
	SEQ - Sequence Number (16b)	Flit Sequence Number of following flit, only used for sequenced flits
Network	FECN (2b)	Forward Explicit Congestion Notification - End-to-End notification to frame destinations that the frames experienced congestion in the fabric - this information is fed back to the frame source in the ACK, to assist source injection rate control for congestion avoidance.
	FFC (4b)	Forward Flow Control - Indication, at each switch stage, of how many input ports at the preceding switches in the network have data queued for the same output port and VL. This information is aggregated through the network, so that the switch arbitration engines at following switch stages in the network can adjust policies for greater fairness across sources.
Link Flow control and error control	CRVL (4b)	Virtual Lane for which credit is being given in the CR field
	CR - Credit (4b)	Number of 64-Byte flit buffer slots that have been freed up to accept more flit body data.
	LCRC = Link-level CRC (16b)	Covers flit body of preceding flit and preceding fields of the delimiter. Uses x^16 + x^12 + x^5 + 1 CRC polynomial.

Figure 22   Flit TYPE definition

TYPE	Usage	Description	SIZE	VL	SEQ	CRVL/ CR	Flit Body
0	Link Idle/Ack	Used when there are no other flits to send. Acknowledges flits received in the opposite direction across the link	SIZE=0; size is 8 bytes	15	Carries Seq number of last flit received correctly	0/15 at sender Ignored receiver	none
1	Credit-only	used to carry credit update information when there are no Frame flits to send.	Size=0; size is 8 bytes	15 - doesn't require credit	0x000-0x7FE, increment-ing	CRVL indi-cates which VL is being given transmis-sion credit. CR indi-cates how many 64-byte flit buffer cred-its are being given.	none
2	Frame: First	Frame Flits These flits are used for transporting frames between FIO components.	Normal Flit con-tains 16*SIZE Bytes of body data. (0b00000 = 512B)	0-14 for Data Fames, 15 for Manage-ment/Ne twork Control Frames	0x000-0x7FE, increment-ing		16B-512B, indicated by SIZE field
3	Frame: Middle						
4	Frame: Last						
5	Frame: First and Last						
6	Init	(Initializes all flit-level parameters: VL credit to 0 on all VLs, clear all ECRC accumulators, clear SEQ to 0x000, etc.)	Size=0; size is 8 bytes	0	0x7FF unse-quenced		none
	Pong - Link Control	Sent to acknowledge reception of a Ping flit. Not retransmitted.	Size=0; size is 8 bytes	1*	0x7FF unse-quenced	0/15 at sender Ignored by Receiver	none
VL is used as sub-type, and no credit is required to send.	Ping - Link Control	Used during link initializa-tion with the Pong flit to time the length of the link	Size=0; size is 8 bytes	2*	0x7FF unse-quenced		none
	TOD Con-trol Frame	Time-of-Day frame - Not retransmitted, since a retransmit would contain the *old* (incorrect) time.	Normal	3	0x7FF unse-quenced		16B-512B, indicated by SIZE
	reserved -	Ignored by receiver, logged and reported as an error		4-15			
7	reserved -	Ignored by receiver, logged and reported as an error					

Link Flit Logic:
Building flits from frames, link-level flow control and error control, etc.

Link Encoding/Decoding Logic:
link training, byte, word and flit alignment,
encoding and decoding, frequency difference compensation.

Link Physical Layer:
Digital/analog conversion, high/low-speed mux/demux, inter-line deskew

Chip
Transmit/Receive
Interfaces

Transmit Link Flit Logic

| 63 | 62 | 61 | 60 | 59 | 58 | 57 | 56 |
| 55 | 54 | 53 | 52 | 51 | 50 | 49 | 48 |

| 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 |

Transmit Link Encoding Logic

Transmit Link Physical Logic

Transmit Word Stream:
eight byte words at
1.25 GBytes/second
(8 Bytes/6.4 nsec.)

Transmit Symbol Stream:
10 parallel 8b/10b symbols at
1.25 GSymbols/second
(10 Symbols/8 nsec.)

39	38	37	36	35	34	33	32	31	30
29	28	27	26	25	24	23	22	21	20
Skip	Skip	Skip	Skip	Skip	Skip	Skip	Skip	Skip	Skip
19	18	17	16	15	14	13	12	11	10
09	08	07	06	05	04	03	02	01	00

Physical Media:
Ten encoded bit streams running in parallel over copper differential or optical fiber lines at
1.25Gbit/sec (0.8 ns/bit)

Receive Link Physical Logic

Receive Link Decoding Logic

Receive Symbol Stream:
10 parallel 8b/10b symbols at
1.25 GSymbols/second
(10 Symbols/8 nsec.)

| 99 | 98 | 97 | 96 | 95 | 94 | 93 | 92 |

| 91 | 90 | 89 | 88 | 87 | 86 | 85 | 84 |
| 83 | 82 | 81 | 80 | 79 | 78 | 77 | 76 |

Receive Link Flit Logic

Receive Word Stream:
eight byte words at
1.25 GBytes/second
(8 Bytes/6.4 nsec.)

Figure 24 FIO Data Path and Interfaces for Link and Physical Layers

5B/6B coding for Data Characters		
Unencoded EDCBA	Current RD- abcdei	Current RD+ abcdei
D0: 00000 -	100111	011000
D1: 00001 -	011101	100010
D2: 00010 -	101101	010010
D3: 00011	110001	110001
D4: 00100 -	110101	001010
D5: 00101	101001	101001
D6: 00110	011001	011001
D7: 00111	111000	000111
D8: 01000 -	111001	000110
D9: 01001	100101	100101
D10:01010	010101	010101
D11:01011	110100	110100
D12:01100	001101	001101
D13:01101	101100	101100
D14:01110	011100	011100
D15:01111 -	010111	101000--
D16:10000 -	011011	100100--
D17:10001	100011	100011
D18:10010	010011	010011
D19:10011	110010	110010
D20:10100	001011	001011
D21:10101	101010	101010
D22:10110	011010	011010
D23:10111 -	111010	000101--
D24:11000	110011	001100
D25:11001 -	100110	100110--
D26:11010 -	010110	010110--
D27:11011 -	110110	001001--
D28:11100	001110	001110
D29:11101	101110	010001
D30:11110	011110	100001
D31:11111	101011	010100

3B/4B coding for Data Characters		
Unencoded HGF	Current RD- fghj	Current RD+ fghj
--.0: 000 -	1011	0100
--.1: 001	1001	1001
--.2: 010	0101	0101
--.3: 011	1100	0011
--.4: 100 -	1101	0010
--.5: 101	1010	1010
--.6: 110	0110	0110
--.7: 111 -	1110/0111	0001

5B/6B coding for Special Characters		
Unencoded EDCBA	Current RD - abcdei	Current RD + abcdei
K28:11100 -	001111	110000
K23:10111 -	111010	000101
K27:11011 -	110110	001001
K29:11101 -	101110	010001
K30:11110 -	011110	100001

3B/4B coding for Special Characters		
Unencoded HGF	Current RD - fghj	Current RD + fghj
--.0: 000 -	1011	0100
--.1: 001	0110	1001
--.2: 010	1010	0101
--.3: 011	1100	0011
--.4: 100 -	1101	0010
--.5: 101	0101	1010
--.6: 110	1001	0110
--.7: 111 -	0111	1000

Valid Special Characters	
Char Name (#) abcdei fghj	Current RD- /Current RD+ --abcdei fghj
K28.0(1C) 001111 0100--110000 1011	
K28.1(3C) 001111 1001--110000 0110	
K28.2(5C) 001111 0101--110000 1010	
K28.3(7C) 001111 0011--110000 1100	
K28.4(9C) 001111 0010--110000 1101	
K28.5(BC) 001111 1010--110000 0101	
K28.6(DC) 001111 0110--110000 1001	
K28.7(FC) 001111 1000--110000 0111	
K23.7(F7) 111010 1000--000101 0111	
K27.7(FB) 110110 1000--001001 0111	
K29.7(FD) 101110 1000--010001 0111	
K30.7(FE) 011110 1000--100001 0111	

The comma series b'0011 1110' or b'1100 0001' can be used for synchronization, since it contains a run length of 5, which can not appear in any data character or combination of data characters.

Figure 25 8b/10b Coding Conversion

Figure 26 Beacon Sequence

Figure 27 FIO Link Training – One End Power-on shows the typical order of transmission of beaconing and link training sequences used in bringing a link from a powered-off state to an alive and operational state.


Figure 27   FIO Link Training - One End Power-on

Figure 28 Future I/O Layered Architecture

Intermediate Fabric Element, e.g. a Switch

Upper Level Protocol
Transport Layer
Network Layer
Link Layer
Link Encoding Layer

Network Layer
Link Layer
Link Encoding Layer

Upper Level Protocol
Transport Layer
Network Layer
Link Layer
Link Encoding Layer

Figure 29 Sample Point-to-point Topologies

SANIC — SPE

SPE / SPE Endnode, e.g. IDAC

SANIC — SPE

SPE / SPE Endnode 1

SPE

SPE

Endnode 2

Topology one illustrates a SANIC attached directly to an endnode either through a cable or an ASIC-to-ASIC implementation.

Topology two illustrates a point-to-point daisy chain configuration. In this topology, The SANIC may only send frames to the directly attached endnode. The endnode is responsible for forwarding all frames to the subsequent endnode. From the SANIC's perspective, all acknowledgments, management, etc. are handled by endnode 1.

Figure 30 Single-board Platform

CPU   CPU   ASIC-ASIC Connection

Standard Connector

Memory Controller   SANIC   FIO Switch

Dual-port FC

Dual-Port GbE

Graphics

Connect to second tier fabrics. Adapters are responsible for routing on these fabric instances. Future I/O is not.

Figure 31 Passive Backplane Platform

CPU
CPU
CPU
CPU

Memory Controller   SANIC

FIO Switch

Dual-port FC

Dual-Port GbE

Quad-port SCSI

Quad-port SCSI

Figure 32 Platform-to-Chassis Topology

CPU
CPU
CPU
CPU

Memory Controller   SANIC

FIO Switch

Dual-port FC

Dual-Port GbE

Quad-port SCSI

Quad-port SCSI

FIO Switch

Dual-port FC

Dual-Port GbE

Quad-port SCSI

Quad-port SCSI

Figure 33 endnodes Connected via External Switch Elements

Chassis are connected via a set of switches which are fully meshed complete connectivity.

FIO Switches

Each chassis of endnodes contains a set of switches which interconnect the stations within the chassis. Multiple switches are provided for availability and bandwidth.

Figure 34 Leaf End-station with Embedded Switch

IHV ASIC w/embedded Switch and SPEs

Future I/O Fabric

Leaf end-station with embedded switch

Figure 35 Sample Switch Frame Routing

DLID = F(route header)

Switch Ports

A frame route header contains a DLID (local destination identifier) which is used as a direct index into the route table. The route table may be implemented in a variety of ways, e.g. a bit mask (one bit per port) which indicates which ports a frame targeting this DLID should be routed.

Figure 36 Sample Router Route Operation

Figure 38 Graphical View of Route Headers and Payloads

Figure 39 Sample Unreliable Multicast Send Operation

Endnode creates a frame which sets the DLID to be a previously configured multicast DLID. A single frame is sent from the SANIC to the switch.

The switch receives the frame, performs a route table look-up and discovers the destination targets three output ports. In this example, the switch replicates the frame (replicates flits as they are received) to each port.

Figure 37 Attribute Comparison of Switch Routing Technologies

| Attribute	Wormhole	Cut-through	Store-Forward
Fabric Efficiency - Small radius configurations have essentially equivalent efficiency regardless of the algorithm used.	Medium to large radius fabrics have maximum 60% efficiency (random packet distribution). Typically, 40-50% is reality.	Due to additional memory to deal with head-of-line blocking, this algorithm provides better efficiency than wormhole.	Depending upon the amount of memory within the switch and the traffic patterns, this algorithm provides better efficiency than cut-through or wormhole.
Design Simplicity	Simplest design - does not require routing table - depends upon whether one is using source or destination routing.	Additional complexity due to additional packet buffering. Possible to implement some QoS within the switch should congestion occur else operation is essentially wormhole.	Most complex of the three but the impact varies depending the amount of QoS, memory component integration, etc.
Adaptive Routing	Partial adaptivity (based on redundant cables)	Partial adaptivity - similar to wormhole	Yes. Implementation trade-off in terms of management, ordering requirements (e.g. deals with ghost I/O), etc.
Deadlock Avoidance - no loops within the fabric allowed.	Yes, under assumption end node makes forward progress.	Similar to wormhole.	Typically use 802.1D/OSPF to avoid loops. Layer 3 switches may also modify packet header hop/TTL.
Cost, i.e. price/performance	Lowest	Higher than Wormhole but less than store-forward	Highest relative cost of the three due to increased resource management.
Memory Reqs - Each requires minimally 2X RTT slack buffers which may be either implemented in on-chip or off-chip memory	Low - Slack buffers and optional route table may be implemented on-chip	Typically additional off-chip memory for congestion buffers	Off-chip memory - amount varies with bandwidth, number of ports, possibly fabric radius.
Flow-control Reqs	Symbols (dominant) / Credit	Symbols/Credits	Symbols/Credit/None/etc.
Misc. Resource Reqs	Minimal management. Depends upon whether source or destination routing. Destination reqs external service frames to program route table.	Similar to wormhole.	Depends upon what value-added capabilities are provided. For example, if a layer 3 or layer 4 switch, then additional management tools/resources required to provide policies.
QoS Capabilities	Requires VC approach which is a limited resource and hence limited fabric QoS capabilities	Similar to wormhole.	Complex QoS capabilities. May use variety of tag or flow schemes to determine priority of service and guarantee bandwidth
Latency	Best	Same as wormhole except when congestion occurs	Complexity of providing store-forward buffer management, QoS, etc. increases latency compared to /wormhole
Fragmentation/Reassembly	Unlimited frame size but often implemented with max MTU. FIO specifies MTUs for flits and frames.	Due to limited congestion buffering, requires max MTU. FIO specifies MTUs for flits and frames.	Max MTU to avoid skewing traffic. FIO specifies MTUs for flits and frames.

Figure 40 Policy Based Routing Example

In this figure, the traffic has been segregated across two fabric instances (each endnode contains a a dual-port SANIC). Each fabric instance may be assigned a different number of QPs, have different QP and fabric service rates, etc. The policy associated with setting up these routes and their associated heuristics is not specified by Future I/O.

Figure 44 QP State Diagram

This figure shows two views of connected, reliable transfer QPs. Process A on Processor 1 communicates with three processes: processes C and D on Processor 2 and process E on processor 3.

The upper view shows how software might view the connection. Buffers in the Send Q flow into buffers in the receive queue on the connected QP.

The lower view gives a hardware centric view, showing some of the state maintained per connected QP.


Figure 41 Connected QPs for Reliable Transfer Operation

Two views of connectionless, Reliable Datagram service. The upper figure shows a software view of Reliable Datagram communication among 4 processes on 3 processors. In this example, there is no communication among process E and processes C and D, otherwise, each QP can send to and receive from all the other queue pairs.

The lower figure shows the multiple queue pairs used by the hardware to synthesize the Reliable Datagram service. See section Section 6.7.1 on page 167 for more explanation of how this works.

Figure 42 Connectionless QPs for Reliable Datagram

This figure shows two views of connection-less, unReliable Datagram QPs. Process A on Processor 1 communicates with three processes: processes C and D on Processor 2 and process E on processor 3.

The upper view shows how software might view the connection. Buffers in the Send Q flow into buffers in the receive queue on the connected QP.

The lower view gives a hardware centric view, showing the state maintained per connected QP.

Figure 43 Connectionless QPs for UnReliable Datagram Operation

Figure 45 Completion queue model

Descriptors Submitted

Work
Queues

Completion
Queue

Descriptor
Completion
Notifications
from SANIC

Poll/Wait on
Completion Queue,
then Retrieve Entries

Descriptor Dequeued

Figure 46   Connection establishment accept
frame transmission sequence

Service Level   Frame level transaction   Service Level
Interface   Interface

FIO_T_CONNECT_REQ
UEST

FIO_T_CONNECT_LIST
EN

Connect Request Frame

FIO_T_CONNECT_INDI
CATION

FIO_T_CONNECT_
RESPONSE (accept)

Connect Response Frame
(Accept)

FIO_T_CONNECT_CON
FIRM (success)

Connect Confirm Frame

FIO_T_CONNECT_CON
FIRM (success)

**Figure 47 Connection establishment reject frame
transmission sequence**

Service Level   Frame level transaction   Service Level
Interface   Interface

FIO_T_CONNECT_REQ
UEST

FIO_T_CONNECT_LIST
EN

Connect Request Frame

FIO_T_CONNECT_INDI
CATION

FIO_T_CONNECT_
RESPONSE (Reject)

Connect Response Frame
(Reject)

FIO_T_CONNECT_CON
FIRM (Failure)

**Figure 48 Connection teardown frame
transmission sequence**

Service Level   Frame level transaction   Service Level
Interface   Interface

FIO_T_DISCONNECT
_REQUEST

Disconnect request frame

FIO_T_DISCONNECT_IN
DICATION

Disconnect Confirm Frame

FIO_T_DISCONNECT_
INDICATION

**Figure 49 QP Attribute Update frame
transmission sequence**

Service Level Frame level transaction Service Level
Interface Interface

FIO_QP_ATTRIBUTE_
UPDATE_REQUEST

QP Attribute Update Request Frame

FIO_QP_ATTRIBUTE_U
PDATE_INDICATION

FIO_QP_ATTRIBUTE_U
PDATE_RESPONSE

QP Attribute Update Response
frame

FIO_FKEY_UPDATE_C
ONFIRM

QP Attribute Update Confirm-
frame

Figure 50 - Port States in Spanning Tree

RP - root port
DP - downstream port
BP - blocked port
EP - endnode port

Figure 55

Figure 51 - Path Costs to Root (seen by Switch E)

Switch E's Topology Table

Port	Adj. SwID	Adj. RootID	Adj. Sw. Path Cost	Port Cost	Port Path Cost	
a	C	A	1	1	1+1=2	<=BP
b	B	A	1	1	1+1=2	<=RP
c	D	A	2	1	2+1=3	<=BP
d	F	A	3	1	3+1=4	<=DP
e	G	G	0	1	0+1=1	<=DP

Selected root is lowest among adjacent root ID's and switch's own ID

Switch path cost is lowest port path cost to root switch A

The numbers beside each port indicate the port cost (i.e. path cost adder) assigned to that port.
The (x,x,n) represents the NX message and 3 of its fields: switch ID, root ID, and path cost.

Figure 52 - Bundles

Switch C's Topology Table

Port	Adj. SwID	Adj. RootID	Adj. Sw. Path Cost	Port Cost	Port Path Cost	
a	A	A	0	1	0+1=1	<=RP
b	B	A	1	2	1+2=2	<=BP
c	B	A	1	2	1+2=3	<=BP
d	D	A	2	1	2+1=3	<=DP
e	D	A	2	1	2+1=3	<=DP
f	E	E	0	1	0+1=1	<=DP
g	E	E	0	1	0+1=1	<=DP
h	A	A	0	1	0+1=1	<=RP

Bundles

Figure 53 Node Configuration and Discovery

```
Get local ID
    ↓
Generate default
IPv6 link
local address
    ↓
Send a neighbor
solicit message
based on defined
address and LID
    ↓
Was a response
received to the
neighbor solicit
message?  ── No →
    ↓ Yes
Resolve address
conflict
```

```
Send router(s) a
solicit message
    ↓
Was a router
response received
for solicit message?  ── Yes →  Did the response
                                 include a stateful
    ↓ No                         identifier?  ── No →  Generate a new
                                                       IPv6 address
Send a solicit                        ↓ Yes            based on response
message to                                                  ↓
DHCP service(s)                                         Send a neighbor
    ↓                                                   solicit message
Was a response    ── No →  Use the default             based on defined
received for DHCP           link-local IPv6            address and LID
solicit message?            address and LID                 ↓
    ↓ Yes                                              Was a response
DHCP request and                                       received to
response exchange                                      neighbor solicit
for config info                                        message?  ── No →
                                                            ↓ Yes
                                                       Resolve address
                                                       conflict
                                                            ↓
                                                       Use defined IPv6
                                                       address and LID
```

I/O Leaf Phases/States

Figure 54 Boot Process

Figure 56

Figure 59

FIO Management Console (UI)

Partition Mgr
Management Key Mgr
Fabric Mgr
Topo/Discovery Maps

Mgmt Applications

Discovered FIO
devices along
with topology
mappings

**Management Framework
(OpenView, Tivoli, etc)**

Data Repository

*SNMP
Req/
Resp
Msgs*

FIO Managed Server

Translates SNMP
requests (w/OIDs) to
FIO Requests (w/
FOIDs)

FIO Management Agent

MIBs loaded per
required Mgmt
Application

**FIO Transport
(Unreliable Datagram service)**

Translates IPv6
addrs to LIDs,
sends FIO
datagrams

*FIO
Mgmt
Frames*

FIO Subnet

FIO Switch

**FIO Mgmt
MIB**

maps FOIDs to
H/W registers

Waits on Mgmt
QP's for requests,
performs action,
& sends response
back to agent

FIO A/D Endpoint

FOID Mappings

Figure 57

Device - A

Partition - 1

QP 10, QP 11, QP 12, QP 13, QP 14, QP 15

LID - A
LID - C

Device - C

QP 35, QP 33, QP 31

LID - A
LID - B
LID - C

QP 20, QP 22, QP 24

Device - B

Figure 58

Fabric - X

(FIO Routers)

GRH

Subnet - A   Subnet - B

FIO management messages may not route using the GRH

Figure 60

Figure 63 Simple Tree with Mixed Bandwidth Links and Adapter Leaves

Host

High   High

1

Switch A   Switch B

2   3   4   5

High   Low   Low   High   Low   Low   Low   Low

| Adapter A | Adapter B | Adapter C | Adapter D | Adapter E | Adapter F | Adapter G | Adapter H |

While IPv6 interoperability is a key advantage for FIO,
management messages may not route via IP

shared
devices

= device or
adapter

**Figure 62 Example Endpoint Partitions
of an FIO-Connected Cluster**

Figure 65 - Simple Tree with Mixed Bandwidth Links and Adapter and Router Leaves


Link Bandwidths:
High - 1 through 12.
High - 15 through 18.
Low - 13 through 14.
High - 22 through 24.
Low - 19 through 20.

Figure 64 Simple Tree with Mixed Bandwidth Links and Adapter and Router Leaves

6600 ⟶

LOCK A
COMMUNICATION LINK
— 6610

HANDSHAKE ACROSS THE LOCKED
LINK TO INDICATE READINESS FOR
DATA TRANSMISSION
— 6620

TRANSMIT INFORMATION
AFTER HANDSHAKING ACROSS
THE LOCKED LINK
— 6630

FIG. 66

6710

TRANSMIT A FIRST TRAINING
SEQUENCE FROM A FIRST PORT
AND A SECOND PORT

6720

SYNCHRONIZE THE RECEIPT OF
THE FIRST TRAINING SEQUENCE AT
THE FIRST AND SECOND PORTS

6730

TRANSMIT A SECOND TRAINING SEQUENCE FROM
THE FIRST AND SECOND PORTS UPON THE
SYNCHRONIZED RECEIPT OF THE FIRST TRAINING
SEQUENCE AT THE FIRST AND SECOND PORTS

6740

RECEIVING THE SECOND TRAINING
SEQUENCE TRANSMITTED BY THE
FIRST AND SECOND PORTS AND THE
SECOND AND FIRST PORTS,
RESPECTIVELY, IN SYNCHRONY.

FIG. 67

FIG. 68

CONTROL INTERFACE

CPU 6900

MEMORY 6910

NORTH BRIDGE 6920

AGP

GRAPHICS CONTROLLER 6930

VIDEO DISPLAY 6940

HOST BUS

MODEM 6950

NIC 6960

HCA 6965

SWITCH 6840

6850

TCA 6970

EXTERNAL STORAGE 6820

NETWORK ROUTER 6830

TCA 6980

6810

6800

FIG. 69

FIG. 70

FIG. 71

TIME (NOT TO SCALE)

PORT A 7100

PORT ENABLED 7140

RCVR TRAINED 7180

START PACKETS 7170

TS1, 7120

TS1

TS1

TS2 7130

TS2

PKT 480

PKT

PKT

PKT

PKT

PORT B 7110

PORT DISABLED 7150

PORT ENABLED 7140

RCVR TRAINED 7160

START PACKETS 7170

TRAINING SET 1 (TS1)

COM LANE 0	COM LANE 1	COM LANE 2	COM LANE 3
D10.2	D10.2	D10.2	D10.2
D10.2	D10.2	D10.2	D10.2
D10.2	D10.2	D10.2	D10.2
D10.2	D10.2	D10.2	D10.2
D10.2	D10.2	D10.2	D10.2
D10.2	D10.2	D10.2	D10.2
D10.2	D10.2	D10.2	D10.2
D10.2	D10.2	D10.2	D10.2
D10.2	D10.2	D10.2	D10.2
D10.2	D10.2	D10.2	D10.2
D10.2	D10.2	D10.2	D10.2
D10.2	D10.2	D10.2	D10.2
D10.2	D10.2	D10.2	D10.2
D10.2	D10.2	D10.2	D10.2
D10.2	D10.2	D10.2	D10.2
D10.2	D10.2	D10.2	D10.2

TRAINING SET 2 (TS2)

COM LANE 0	COM LANE 1	COM LANE 2	COM LANE 3
D5.2	D5.2	D5.2	D5.2
D5.2	D5.2	D5.2	D5.2
D5.2	D5.2	D5.2	D5.2
D5.2	D5.2	D5.2	D5.2
D5.2	D5.2	D5.2	D5.2
D5.2	D5.2	D5.2	D5.2
D5.2	D5.2	D5.2	D5.2
D5.2	D5.2	D5.2	D5.2
D5.2	D5.2	D5.2	D5.2
D5.2	D5.2	D5.2	D5.2
D5.2	D5.2	D5.2	D5.2
D5.2	D5.2	D5.2	D5.2
D5.2	D5.2	D5.2	D5.2
D5.2	D5.2	D5.2	D5.2
D5.2	D5.2	D5.2	D5.2
D5.2	D5.2	D5.2	D5.2

FIG. 72

Physical Link Lane Identifiers

LANE IDENTIFIER	8B/10B CODE NAME	NEGATIVE RD	POSITIVE RD
LID 0	D0.0	10011 10100	01100 01011
LID 1	D1.0	01110 10100	10001 01011
LID 2	D2.0	10110 10100	01001 01011
LID 3	D4.0	11010 10100	00101 01011
LID 4	D8.0	11100 10100	00011 01011
LID 5	D15.0	01011 10100	10100 01011
LID 6	D16.0	01101 10100	10010 01011
LID 7	D23.0	11101 00100	00010 11011
LID 8	D24.0	11001 10100	00110 01011
LID 9	D27.0	11011 00100	00100 11011
LID 10	D29.0	10111 00100	01000 11011
LID 11	D30.0	01111 00100	10000 11011

FIG. 73

FIG. 74

FIG. 75

PHYSICAL
LINK
7520

7510

7500

7530

7540

7550

7560

7570

10B/8B

8B/10B

FIFO

DEMUX

7590

SYNC
+
RECON-
STRUCTION

7580

LOCAL
INTERFACE

7505

TO
DEVICE
7515

LANE

FIFO
BUFFERS

CLOCK T

CLOCK T+1

CLOCK T+2

FIG. 76

7700 —➤

CONFIGURE A FIRST
RECEIVER IN A FIRST PORT

7710

TRANSMIT A FIRST TRAINING
SEQUENCE FROM THE FIRST
PORT INDICATING THE FIRST
RECEIVER IS CONFIGURED

7720

RECEIVE A SECOND TRAINING
SEQUENCE AT THE FIRST PORT, THE
SECOND TRAINING SEQUENCE
INDICATING A SECOND RECEIVER IN
A SECOND PORT IS CONFIGURED

7730

FIG. 77